A New-High Speed-Low Power-Carry Select Adder Using Modified GDI Technique
نویسندگان
چکیده
منابع مشابه
A New-High Speed-Low Power-Carry Select Adder Using Modified GDI Technique
Received Jan 15, 2015 Revised Jun 9, 2015 Accepted Jul 12, 2015 Adders are of fundamental importance in a wide variety of digital systems. This paper presents a novel bit block structure which computes propagate signals as carry strength. Power consumption is one of the most significant parameters of carry select adder.The proposed method aims on GDI (Gate Diffusion Input) Technique. Modified G...
متن کاملLow Power High Speed SQRT Carry Select Adder
Design of high speed and low power data path logic systems are one of the most challenging areas of research in VLSI system design. Adder circuit is the main building block in DSP processor. However, Digital adders suffer with the problem of carry propagation delay. To alleviate this problem Carry Select Adder (CSLA) are used in computational unit. Carry Select Adder one of the fastest adder am...
متن کاملA Design of Low Power Low Area High Speed Full Adder Using GDI Technique
Full Adder is the basic building block for various arithmetic circuits such as compressors, multipliers, comparators and so on. 1-bit Full Adder cell is the important and basic block of an arithmetic unit of a system. Hence in order to improve the performance of the digital computer system one must improve the basic 1-bit full adder cell. In this, Full Adder is designed by using Hybrid-CMOS log...
متن کاملDesign of Low voltage, Low Power and High Speed Logic Gates Using Modified GDI Technique
In low-voltage and low-power applications, optimization of several devices for speed and power is a significant issue. These issues can be overcome by incorporating Modified Gate Diffusion Input (Mod-GDI) technique. This technique has been adopted from Gate Diffusion Input (GDI). The Mod-GDI technique allows reducing power consumption, delay and area of digital circuits, while maintaining low c...
متن کاملHigh Speed, Low Power, Area Efficient Mux-Add and Bec Based Implementation of Carry Select Adder
Adder being the basic hardware block of any arithmetic operation, the major constraint in the field of signal processors, data processors to perform any operations are highly dependent on the adder performance of the circuit. The gate level implementation of the carry select adder (CSLA) and modified carry select adder has significantly reduced the area and power consumption which replaced the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)
سال: 2015
ISSN: 2089-4864,2089-4864
DOI: 10.11591/ijres.v4.i3.pp173-177